Skip to content

MT8163: Amazon Checkers support#6

Draft
akku1139 wants to merge 126 commits into
masterfrom
mt8163/amazon-checkers
Draft

MT8163: Amazon Checkers support#6
akku1139 wants to merge 126 commits into
masterfrom
mt8163/amazon-checkers

Conversation

@akku1139

@akku1139 akku1139 commented May 21, 2026

Copy link
Copy Markdown
Owner
export LLVM=1
export ARCH=arm64
make -j10 checkers_defconfig
make -j10
checkers:/ # cat /proc/iomem
10006000-10006fff : /soc/scpsys@10006000
10007000-10007fff : /soc/toprgu@10007000
10008000-10008fff : mtk-timer
1000b000-1000bfff : /soc/pinctrl@10005000
1000d000-1000dfff : pwrap
10020000-10057fff : /soc/md32@10020000
10058000-100583ff : /soc/md32@10020000
10059000-100593ff : /soc/md32@10020000
11000180-110001ff : /soc/i2c@11007000
11000200-1100027f : /soc/i2c@11008000
11000280-110002ff : /soc/i2c@11009000
11001000-11001fff : /soc/auxadc@11001000
11007000-1100706f : /soc/i2c@11007000
11008000-1100806f : /soc/i2c@11008000
11009000-1100906f : /soc/i2c@11009000
1100a000-1100afff : /soc/spi@1100a000
11230000-11230fff : /soc/mmc@11230000
11250000-11250fff : /soc/mmc@11250000
13040000-13043fff : 13040000.gpu
14000100-1400010f : mmsys_cg_con0_base
14016000-14016fff : /soc/larb@14016000
14017000-14017fff :
15001000-15001fff : /soc/larb@15001000
15004000-1500cfff : 15004000.ispsys
16010000-1601ffff : /soc/larb@16010000
17001000-17001fff : /soc/larb@17001000
40000000-42ffffff : System RAM
  40080000-40d2ffff : Kernel code
  40df0000-4100efff : Kernel data
43030000-7effffff : System RAM
checkers:/ #
❯ unzip lineage-18.1-20260418-UNOFFICIAL-checkers.zip -d lineage
Archive:  lineage-18.1-20260418-UNOFFICIAL-checkers.zip
  inflating: META-INF/com/android/metadata
  inflating: system.new.dat.br
  inflating: system.patch.dat
  inflating: META-INF/com/google/android/update-binary
  inflating: META-INF/com/google/android/updater-script
  inflating: boot.img
  inflating: install/bin/backuptool.functions
  inflating: install/bin/backuptool.sh
  inflating: system.transfer.list
  inflating: META-INF/com/android/otacert
❯ cd lineage
❯ unpack_bootimg boot.img
usage: unpack_bootimg [-h] --boot_img BOOT_IMG [--out OUT] [--format {info,mkbootimg}] [-0]
unpack_bootimg: error: the following arguments are required: --boot_img
❯ unpack_bootimg --boot_img boot.img --format mkbootimg
--header_version 0 --os_version 11.0.0 --os_patch_level 2024-02 --kernel out/kernel --ramdisk out/ramdisk --pagesize 0x00000800 --base 0x00000000 --kernel_offset 0x40080000 --ramdisk_offset 0x69244e00 --second_offset 0x00000000 --tags_offset 0x48000000 --board '' --cmdline 'bootopt=64S3,32N2,64N2 console=ttyMT0,921600n1 firmware_class.path=/vendor/firmware androidboot.selinux=permissive buildvariant=userdebug'
❯ unpack_bootimg --boot_img boot.img --format info
boot magic: ANDROID!
kernel_size: 7008554
kernel load address: 0x40080000
ramdisk size: 864501
ramdisk load address: 0x69244e00
second bootloader size: 0
second bootloader load address: 0x00000000
kernel tags load address: 0x48000000
page size: 2048
os version: 11.0.0
os patch level: 2024-02
boot image header version: 0
product name:
command line args: bootopt=64S3,32N2,64N2 console=ttyMT0,921600n1 firmware_class.path=/vendor/firmware androidboot.selinux=permissive buildvariant=userdebug
additional command line args:

ref:

@akku1139 akku1139 changed the base branch from ums9230/blackview-tab15pro to master May 21, 2026 13:23
@akku1139 akku1139 force-pushed the mt8163/amazon-checkers branch from 3df1c2a to 06f6718 Compare May 21, 2026 14:25
@akku1139 akku1139 changed the title Amazon Checkers support MT8163: Amazon Checkers support May 21, 2026
@akku1139

Copy link
Copy Markdown
Owner Author
  LD      .tmp_vmlinux1
ld.lld: error: undefined symbol: __devm_regmap_init_mmio_clk
>>> referenced by clk-mt8196-vlpckgen.c
>>>               drivers/clk/mediatek/clk-mt8196-vlpckgen.o:(clk_mt8196_vlp_probe) in archive vmlinux.a
make[2]: *** [scripts/Makefile.vmlinux:72: vmlinux.unstripped] Error 1
make[1]: *** [/home/akku/tmp/linux/Makefile:1337: vmlinux] Error 2
make: *** [Makefile:248: __sub-make] Error 2

???

@akku1139 akku1139 force-pushed the mt8163/amazon-checkers branch 3 times, most recently from 2cf80d6 to 64c27d1 Compare May 21, 2026 15:58
@akku1139

Copy link
Copy Markdown
Owner Author

akku1139 pushed a commit that referenced this pull request May 22, 2026
[ Upstream commit 163e5f2 ]

When using perf record with the `--overwrite` option, a segmentation fault
occurs if an event fails to open. For example:

  perf record -e cycles-ct -F 1000 -a --overwrite
  Error:
  cycles-ct:H: PMU Hardware doesn't support sampling/overflow-interrupts. Try 'perf stat'
  perf: Segmentation fault
      #0 0x6466b6 in dump_stack debug.c:366
      #1 0x646729 in sighandler_dump_stack debug.c:378
      #2 0x453fd1 in sigsegv_handler builtin-record.c:722
      #3 0x7f8454e65090 in __restore_rt libc-2.32.so[54090]
      #4 0x6c5671 in __perf_event__synthesize_id_index synthetic-events.c:1862
      #5 0x6c5ac0 in perf_event__synthesize_id_index synthetic-events.c:1943
      #6 0x458090 in record__synthesize builtin-record.c:2075
      #7 0x45a85a in __cmd_record builtin-record.c:2888
      #8 0x45deb6 in cmd_record builtin-record.c:4374
      #9 0x4e5e33 in run_builtin perf.c:349
      #10 0x4e60bf in handle_internal_command perf.c:401
      #11 0x4e6215 in run_argv perf.c:448
      #12 0x4e653a in main perf.c:555
      #13 0x7f8454e4fa72 in __libc_start_main libc-2.32.so[3ea72]
      #14 0x43a3ee in _start ??:0

The --overwrite option implies --tail-synthesize, which collects non-sample
events reflecting the system status when recording finishes. However, when
evsel opening fails (e.g., unsupported event 'cycles-ct'), session->evlist
is not initialized and remains NULL. The code unconditionally calls
record__synthesize() in the error path, which iterates through the NULL
evlist pointer and causes a segfault.

To fix it, move the record__synthesize() call inside the error check block, so
it's only called when there was no error during recording, ensuring that evlist
is properly initialized.

Fixes: 4ea648a ("perf record: Add --tail-synthesize option")
Signed-off-by: Shuai Xue <xueshuai@linux.alibaba.com>
Signed-off-by: Namhyung Kim <namhyung@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
akku1139 pushed a commit that referenced this pull request May 22, 2026
[ Upstream commit 2939203 ]

In the current implementation, the enetc_xdp_xmit() always transmits
redirected XDP frames even if the link is down, but the frames cannot
be transmitted from TX BD rings when the link is down, so the frames
are still kept in the TX BD rings. If the XDP program is uninstalled,
users will see the following warning logs.

fsl_enetc 0000:00:00.0 eno0: timeout for tx ring #6 clear

More worse, the TX BD ring cannot work properly anymore, because the
HW PIR and CIR are not equal after the re-initialization of the TX
BD ring. At this point, the BDs between CIR and PIR are invalid,
which will cause a hardware malfunction.

Another reason is that there is internal context in the ring prefetch
logic that will retain the state from the first incarnation of the ring
and continue prefetching from the stale location when we re-initialize
the ring. The internal context is only reset by an FLR. That is to say,
for LS1028A ENETC, software cannot set the HW CIR and PIR when
initializing the TX BD ring.

It does not make sense to transmit redirected XDP frames when the link is
down. Add a link status check to prevent transmission in this condition.
This fixes part of the issue, but more complex cases remain. For example,
the TX BD ring may still contain unsent frames when the link goes down.
Those situations require additional patches, which will build on this
one.

Fixes: 9d2b68c ("net: enetc: add support for XDP_REDIRECT")
Signed-off-by: Wei Fang <wei.fang@nxp.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
Reviewed-by: Hariprasad Kelam <hkelam@marvell.com>
Reviewed-by: Vladimir Oltean <vladimir.oltean@nxp.com>
Link: https://patch.msgid.link/20251211020919.121113-1-wei.fang@nxp.com
Signed-off-by: Paolo Abeni <pabeni@redhat.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
akku1139 pushed a commit that referenced this pull request May 22, 2026
commit c943bfc upstream.

After a copy pair swap the block device's "device" symlink points to
the secondary CCW device, but the gendisk's parent remained the
primary, leaving /sys/block/<dasdx> under the wrong parent.

Move the gendisk to the secondary's device with device_move(), keeping
the sysfs topology consistent after the swap.

Fixes: 413862c ("s390/dasd: add copy pair swap capability")
Cc: stable@vger.kernel.org #6.1
Reviewed-by: Jan Hoeppner <hoeppner@linux.ibm.com>
Signed-off-by: Stefan Haberland <sth@linux.ibm.com>
Signed-off-by: Jens Axboe <axboe@kernel.dk>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
@akku1139 akku1139 force-pushed the mt8163/amazon-checkers branch from 64c27d1 to 2095172 Compare May 22, 2026 07:04
bengris32 added 18 commits May 22, 2026 16:06
Add compatible for MT8163 sysirq controller.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add a device tree binding for the systimer (GPT) on the
MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add a device tree providing basic platform support for MT8163.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add device tree bindings for the main clock controllers on the MT8163 SoC,
including apmixedsys, infracfg, pericfg and topckgen.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
A few MediaTek SoCs (namely MT8163) do not have individual
set/clr registers on muxes. Add support for those types of
muxes.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Mainly useful in circumstances where we don't want the
divider to propagate rate changes to its parent.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add drivers to support the main clock controllers on the MT8163 SoC,
including apmixedsys, infracfg and topckgen.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add DT bindings for the Top Reset Generation Unit (TOPRGU) on the
MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add the compatible data for the Top Reset Generation Unit found
on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add the apmixedsys, infracfg and topckgen clock controllers to
the MT8163 devicetree.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Now that support for basic clocks are implemented on MT8163, use
the real clock for the timer.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add device tree node for the Top Reset Generator Unit (TOPRGU)
on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add a compatible string for the PMIC Wrapper (PWRAP) on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add a binding for mediatek,mt8163-pctl-a-syscfg.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add bindings for pinctrl on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add support for pinctrl on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add device tree nodes for pinctrl on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add support for the PMIC wrapper on the MT8163 SoC.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
bengris32 and others added 19 commits May 22, 2026 16:56
Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Disable all display related hardware blocks on biscuit as they are
unused. Also disable the Mali GPU as it seems to either be fused off
or not present on the MT8163 variant used on biscuit.

This is done in a new mt8163-headless.dtsi file so other headless
MT8163 devices (should they exist) can include it in their device trees.

Thermal is also disabled on biscuit specifically as the ADC
sensors on aren't present.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add GPIO keys for the volume down and volume up buttons on biscuit.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Mux the volume down and action button to the keypad controller and
enable it. The action button is mapped to KEY_ASSISTANT to try
and retain its original purpose.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
The goodix driver allows the max_x and max_y properties to be
overriden from the device tree so long as the read config from the
touch controller is valid.

If that is not the case however, then the driver will override
max_x and max_y to default values regardless of whether they
are actually valid or not.

Fix this by checking again if max_x and max_y are invalid, and
if so then set them to safe defaults, but otherwise, use the
values parsed from the device tree.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
TODO: Currently these panels misbehave when resetting DSI
blocks, for now we avoid resetting them and try to retain
LK's initialization as done in the downstream driver.

Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Add a display backlight node for all Amazon MT8163 devices, since
they all use the display PWM based backlight control for the display.

Signed-off-by: bengris32 <bengris32@protonmail.ch>
Signed-off-by: bengris32 <bengris32@protonmail.ch>
Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Co-authored-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Ben Grisdale <bengris32@protonmail.ch>
This adds device tree bindings for the JSA1212/JSA1214 light
and proximity sensor.

Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Adds support for the JSA1214 ambient light sensor.
This sensor lacks proximity compared to JSA1212.

Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
Signed-off-by: Jack Matthews <jack@jackmatthe.ws>
@akku1139 akku1139 force-pushed the mt8163/amazon-checkers branch from 2095172 to c3a351f Compare May 22, 2026 08:03
akku1139 added 5 commits May 22, 2026 21:46
Signed-off-by: Akari Tsuyukusa <akkun11.open@gmail.com>
Link: torvalds@c9ced38
Signed-off-by: Akari Tsuyukusa <akkun11.open@gmail.com>
Signed-off-by: Akari Tsuyukusa <akkun11.open@gmail.com>
The MediaTek MT8196 vlpckgen clock driver uses
__devm_regmap_init_mmio_clk() by devm_regmap_init_mmio(),
which is defined in drivers/base/regmap/regmap-mmio.c.
However, the driver's Kconfig entry does not select REGMAP_MMIO.
This causes a linker error when REGMAP_MMIO is not enabled.

Fix this by selecting REGMAP_MMIO in the Kconfig entry.

Fixes: 2f8b3ae ("clk: mediatek: Add MT8196 vlpckgen clock support")
Cc: stable@vger.kernel.org
Signed-off-by: Akari Tsuyukusa <akkun11.open@gmail.com>
Downstream files are separated depending on the board version.
- checkers_dvt.dts
- checkers_evt.dts
- checkers_hvt.dts
- checkers_proto.dts
- checkers_pvt.dts

Link: https://github.com/amazon-oss/android_kernel_amazon_mt8163/tree/c374d6392fa0175064357b890d3041efd1390600/arch/arm64/boot/dts/mediatek
Signed-off-by: Akari Tsuyukusa <akkun11.open@gmail.com>
@akku1139

akku1139 commented May 22, 2026

Copy link
Copy Markdown
Owner Author
diff --git a/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers-dvt.dts b/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers-dvt.dts
index f10ac7521f23..4022825e6c14 100644
--- a/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers-dvt.dts
+++ b/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers-dvt.dts
@@ -11,4 +11,29 @@
 / {
 	/* Needed by stock bootloader */
 	version = "dvt";
+
+	chosen {
+		framebuffer {
+			compatible = "simple-framebuffer";
+			memory-region = <&framebuffer_reserved>;
+			width = <480>;
+			height = <960>;
+			stride = <(480 * 2)>;
+			format = "a8r8g8b8";
+
+			status = "okay";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		ranges;
+
+		framebuffer_reserved: memory@5f900000 {
+			reg = <0 0x5f900000 0 0x700000>;
+			no-map;
+		};
+	};
 };
diff --git a/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers.dtsi b/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers.dtsi
index ec88ffdf375c..d87039fad292 100644
--- a/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8163-amazon-checkers.dtsi
@@ -11,3 +11,9 @@ / {
 	compatible = "amazon,checkers", "mediatek,mt8163";
 	chassis-type = "embedded";
 };
+
+&usb0 {
+	/* No 5V supply for OTG support. */
+	dr_mode = "peripheral";
+	status = "okay";
+};
diff --git a/arch/arm64/configs/checkers_defconfig b/arch/arm64/configs/checkers_defconfig
index bd991297bb2c..23538b54e26b 100644
--- a/arch/arm64/configs/checkers_defconfig
+++ b/arch/arm64/configs/checkers_defconfig
@@ -12,3 +12,6 @@ CONFIG_PINCTRL_MTK=y
 CONFIG_PINCTRL_MT8163=y
 
 CONFIG_SND_SOC_MT8163=y
+
+CONFIG_EFI_ZBOOT=y
+CONFIG_KERNEL_GZIP=y

@akku1139

Copy link
Copy Markdown
Owner Author
~ # cat /sys/kernel/debug/mtkfb
|--------------------------------------------------------------------------------------|
|Framebuffer VA:0xe153d000, PA:0x5f900000, MVA:0x5f900000, Reserved Size:0x00700000|7340032
|xoffset=0, yoffset=0
|framebuffer line alignment(for gpu)=32
|xres=480, yres=960,bpp=32,pages=3,linebytes=1920,total size=5529600
|AEE Layer is disabled
|--------------------------------------------------------------------------------------|
|********Primary Display Path General Information********
|Primary Display is busy
|primary path global mutex is free
|LCM Driver=[st7701s_wsvga_dsi_vdo_checkers_st_kd_hsd]	Resolution=480x960,Interface:DSI
|session_mode is 0x00000001
|State=Alive	lcm_fps=5876	max_layer=8	mode:0	vsync_drop=0
|cmdq_handle_config=deeb5000	cmdq_handle_trigger=deeb7000	dpmgr_handle=c35c0000	ovl2mem_path_handle=  (null)
|Current display driver status=video mode + CMDQ Enabled
|--------------------------------------------------------------------------------------|
|********Display Session Information********
|Session id	0xffffffff
|layerinfo 0	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 1	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 2	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 3	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 4	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 5	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 6	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 7	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 8	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 9	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 10	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|--------------------------------------------------------------------------------------|
|Session id	0xffffffff
|layerinfo 0	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 1	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 2	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 3	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 4	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 5	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 6	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 7	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 8	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 9	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 10	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|--------------------------------------------------------------------------------------|
|Session id	0xffffffff
|layerinfo 0	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 1	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 2	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 3	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 4	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 5	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 6	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 7	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 8	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 9	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 10	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|--------------------------------------------------------------------------------------|
|Session id	0xffffffff
|layerinfo 0	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 1	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 2	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 3	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 4	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 5	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 6	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 7	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 8	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 9	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 10	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|--------------------------------------------------------------------------------------|
|Session id	0xffffffff
|layerinfo 0	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 1	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 2	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 3	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 4	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 5	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 6	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 7	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 8	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 9	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|layerinfo 10	fence_fd(0)	fence_idx(0)	timeline_idx(0)
|--------------------------------------------------------------------------------------|
|**** Display Driver Statistic Information Dump ****
|Timestamp Begin=0.000s, End=119.068s
|------------------------+---------+------------+------------+------------+------------|
|Event                   | count   | fps        |average(ms) | max(ms)    | min(ms)    |
|------------------------+---------+------------+------------+------------+------------|
|Primary Path Trigger    |       5 |       5.00 |      10.86 |      16.39 |       4.15 |
|Primary Path Config     |      22 |      22.00 |       0.00 |       0.00 |       0.00 |
|Primary CMDQ Dirty      |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|Primary CMDQ Flush      |       9 |       9.00 |       6.05 |      16.38 |       0.02 |
|Fence Buffer Keep       |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|Primary Path Mutex      |      25 |      25.00 |       2.40 |      16.40 |       0.00 |
|DISPMGR Prepare         |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|DISPMGR Set Input       |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|DISPMGR Trigger         |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|DISPMGR Release         |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|DISPMGR Cache Sync      |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|Wait VYSNC Signal       |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|RDMA0 Transfer          |    6988 |      60.24 |      16.70 |      16.74 |      16.68 |
|DSI_EXT_TE              |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|ESD Recovery            |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|ESD Check               |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|ESD CMDQ Keep           |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|Screen Capture(wdma)    |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|unknown                 |       0 |       0.00 |       0.00 |       0.00 |       0.00 |
|------------------------+---------+------------+------------+------------+------------|
dprec error log buffer
dprec log buffer[error][0]

dprec log buffer[error][1]
[    1.028844]Try to unregister callback function with was not registered. module=2 cb=c05b1184

dprec log buffer[fence][0]

dprec log buffer[fence][1]

dprec log buffer[hwop][0]

dprec log buffer[hwop][1]

~ #

@akku1139

Copy link
Copy Markdown
Owner Author

Signed-off-by: Akari Tsuyukusa <akkun11.open@gmail.com>
@akku1139

akku1139 commented Jul 2, 2026

Copy link
Copy Markdown
Owner Author

memory size is 0x40000000

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants