Embedded Systems · RTOS · IoT · VLSI / ASIC Physical Design
I take ideas from the transistor to the cloud: register-level firmware, real-time scheduling, connected devices and RISC-V silicon.
Everything I ship comes with tests, CI and documentation.
- 🔌 Embedded Systems & IoT Engineer at Kaumodaki NexusGrid: ESP32 / ESP32-CAM devices, sensor networks, gas and air-quality analog front-ends (KiCad), 4G LTE + GPS trackers, BLE load cells and health-monitoring hardware
- 🎓 B.Tech ECE at Dr. Lankapalli Bullayya College of Engineering (2027), after a Diploma in ECE (82%) and a 6-month industrial training at CEMS with 50+ embedded and IoT prototypes
- 🧠 I like owning the whole stack: datasheet → registers → drivers → RTOS tasks → protocols → dashboard → silicon
- 🧪 Engineering bar: deterministic timing, tested pure logic, sanitizer-clean C, reproducible builds and signoff-clean layouts
- 🎯 Open to embedded firmware, RTOS, IoT and VLSI / physical-design roles
| Domain | What I actually do | Proof |
|---|---|---|
| Bare-metal firmware | Cortex-M4 register-level drivers, timer input capture for µs edge timing, ISR→main deferred work, CRC-protected wear-levelled flash config | IRSense |
| RTOS & real-time | FreeRTOS task-set design with rate-monotonic priorities, response-time analysis, ISR→task deferral via stream buffers and event groups, mutexes with priority inheritance, zero-heap static allocation, watchdog supervision | rtos-condition-monitor, RTOS internship (CSC India / APSCHE) |
| IoT & connectivity | ESP32 Wi-Fi + MQTT with echo-loop-safe topic design, web dashboards, RFID, energy metering, BLE, 4G LTE / GPS | SmartHomeAutomation, DRE-MachGuard |
| Digital design & VLSI | Verilog SoC integration (PicoRV32, boot ROM, MMIO UART), self-checking testbenches, synthesis, floorplan, CTS, routing, multi-corner STA, DRC / LVS / antenna signoff | RISC-V SoC on SKY130 |
| Embedded Linux | Yocto-based SAMA5D2 board bring-up with libmraa: GPIO, ADC, PWM, SPI, Wi-Fi | MRAA RuggedBoard |
| Hardware & sensors | Sensor interfacing and conditioning (NPTEL Sensors & Actuators, Elite), KiCad PCB design, power and battery systems, EV charging and BMS | Solar EV charging station, EV workshop |
| Data & ML at the edge | Leakage-free scikit-learn pipelines, model comparison, feature engineering on sensor time series | AQI Prediction |
|
Condition-monitoring node with 5 analysed tasks (exact response-time analysis at boot, using budgeted or measured WCETs), zero heap, a supervisor that feeds the IWDG only while every task is alive, fault records that survive reset with fault injection, and COBS/CRC telemetry. CI runs ASan/UBSan unit tests, cppcheck and a QEMU boot test of the firmware on every push.
|
|
|
Bare-metal STM32F401 firmware that turns an IR sensor into a measurement instrument: µs edge timing, jam/rate/intrusion alarms, serial CLI and wear-levelled, CRC-protected flash config.
|
32-bit PicoRV32 SoC with boot ROM and memory-mapped UART, hardened RTL → GDSII with LibreLane on the SkyWater 130 nm PDK. Warning-free signoff across 9 PVT/RC corners: DRC, LVS, antenna, slew, cap and fanout all clean.
|
|
Modular home-automation firmware: environment and gas/smoke safety sensing, RFID door access, PZEM-004T energy metering, MQTT, web dashboard and OLED, with manual override.
|
ESP32 condition monitor for remote sites with no internet: DS18B20 temperature, supply voltage, current and vibration events, rule-based diagnostics, OLED and 3-colour alerts. Top 6 finalist with prize, DRE Enterprise Hackathon '26.
|
|
Daily Air Quality Index prediction for 26 Indian cities with leakage-free scikit-learn pipelines. 5 models compared, Random Forest R² 0.91. Top 40 project nationally.
|
GPIO / ADC / PWM / SPI / Wi-Fi guides and Python examples for an industrial Microchip SAMA5D2 Yocto Linux board.
|
|
Self-testing programs on bit manipulation, pointers, memory layout, function pointers, metaprogramming and concurrency, checked with GCC/Clang sanitizers and Python 3.10–3.13 in CI.
|
|
Requirements → timing budget → state machines → pure, host-tested logic → thin HAL/BSP → on-target test → CI → release
- Determinism first: every ISR is short, every loop has a bounded worst case, and every task has a period and a deadline
- Split pure from hardware: CRC, filters, parsers and state machines compile on the host and run under ASan/UBSan
- Fail loudly, recover safely: watchdogs, CRC-checked config, defaults on corruption, alarms with hysteresis
- Signoff mindset from VLSI: no "it works on my board"; numbers, corners and reports or it didn't happen
| 🥇 Top 6 Finalist + prize, DRE Enterprise Hackathon '26 (Team INVENTORS, DRE-MachGuard) | Oct 2026 |
| 🏅 Top 40 project nationally, AICTE × Shell India Skills4Future (AI & Data Analytics) | 2025 |
| 🛰️ Lead Support, NASA International Space Apps Challenge, Visakhapatnam | 2025 & 2026 |
| 📡 Chairperson, IETE Student Forum, DLBCE | current |
| ⚡ Resource Person, 3-day EV Technology workshop (DIET × APSSDC): batteries, BMS, motors, charging | 2026 |
| 🇮🇳 Stage II qualifier, Viksit Bharat Young Leaders Dialogue 2026 | 2026 |
| 🎪 Main Student Coordinator, Technotsav (ECE) · represented Kaumodaki NexusGrid at IoT Summit '26 and Future Skills Summit 2026 | 2026 |
| 🔋 Team Lead, solar-powered EV charging station (Diploma final-year project) | 2023 |
- NPTEL Sensors and Actuators (Elite, 12 weeks) · Cisco Introduction to IoT · Introduction to IoT and Digital Transformation
- RTOS internship (CSC India / APSCHE, 2 months) · Full Stack Python & Agentic AI internship (CSC India / APSCHE)
- CII Applied Machine Learning & AI (INDIAai) · CII DX-EDGE Digital Maturity Diagnostic Framework (NITI Aayog / AICTE)
- MongoDB Basics for Students · Automation Anywhere Essentials · Salesforce Agentblazer Champion · Agnirva Space & AI internships (AICTE recognised)
- 30+ certifications in total, from Cisco, NIELIT, ISRO, TCS iON, Coursera and Great Learning
Real-time, embedded & protocols
- ⏱️ Validating rtos-condition-monitor on the NUCLEO board: measured WCETs vs. budgets, watchdog and fault-recovery tests
- 🧬 Next SoC revision: SPI/GPIO peripherals, a Wishbone bus and gate-level simulation against the signed-off netlist
- 📶 Low-power IoT nodes: sleep-mode budgets, battery-life estimation and OTA-safe update layouts
🌐 Portfolio · 📫 reach me on LinkedIn · browse all repositories